

Fig. 1
Prior Art




Fig. 2
Prior Art




Fig. 3A

20230601 20230601

4/62




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B

9/62

ENTITY FXUCHK IS

```

PORT(  S_IN      :    IN std_ulogic;
        Q_IN      :    IN std_ulogic;
        R_IN      :    IN std_ulogic;
        clock     :    IN std_ulogic;
        fails     :    OUT std_ulogic_vector(0 to 1);
        counts    :    OUT std_ulogic_vector(0 to 2);
        harvests  :    OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

4 5 2 { --!! BEGIN
--!! Design Entity: FXU;

4 5 3 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

4 5 4 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

4 5 5 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

4 5 7 { --!! End;

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

Fig. 4C

20250929 09:26:50

10/62




Fig. 4D

11/62




Fig. 4E

12/62




Fig. 5A

13/62




Fig. 5B

20250123/20250123




Fig. 6A




Fig. 6B

16/62




Fig. 7

17/62




Fig. 8A
Prior Art

20250601 09:24:56

18/62

entity FSM : FSM




Fig. 8B
Prior Art

19/62

ENTITY FSM IS

PORT(
....ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm_state(0 to 2) <= ... Signal 801 ...

```

8 5 3 { --!! Embedded FSM : examplefsm;
8 5 9 { --!! clock      : (fsm_clock);
8 5 4 { --!! state_vector : (fsm_state(0 to 2));
8 5 5 { --!! states      : (S0, S1, S2, S3, S4);
8 5 6 { --!! state_encoding : ('000', '001', '010', '011', '100');
      { --!! arcs        : (S0 => S0, S0 => S1, S0 => S2,
8 5 7 { --!!              (S1 => S2, S1 => S3, S2 => S2,
      { --!!              (S2 => S3, S3 => S4, S4 => S0);
8 5 8 { --!! End FSM;

```

8 5 2 } 8 6 0

END;

Fig. 8C

099768-03660

20/62





Fig. 9

Fig. 10A






Fig. 10B





Fig. 10C



Fig. 10D

Fig. 11A



24/62

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

1163 1165 1161 1162 1164 1166

The diagram shows four lines of code. The first line is "--!! Inputs". The second line is "--!! event_1108_in <= C.[B2.count.event_1108];". The third line is "--!! event_1124_in <= A.B.[B1.count.event_1124];". The fourth line is "--!! End Inputs". Annotations 1163, 1165, 1161, 1162, 1164, and 1166 are placed around the code. Brackets are used to group the code lines: a bracket from 1163 to 1165 groups the first two lines, a bracket from 1164 to 1166 groups the last two lines, and a bracket from 1165 to 1166 groups the last two lines. Squiggly lines point from 1161 to the second line and from 1162 to the third line.

Fig. 11B


--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs

1171 1172

The diagram shows four lines of code. The first line is "--!! Inputs". The second line is "--!! event_1108_in <= C.[count.event_1108];". The third line is "--!! event_1124_in <= B.[count.event_1124];". The fourth line is "--!! End Inputs". Annotations 1171 and 1172 are placed to the right of the code. Squiggly lines point from 1171 to the second line and from 1172 to the third line.

Fig. 11C

Fig. 12A



26/62

ENTITY X IS

PORT(:
:;
);

ARCHITECTURE example of X IS

BEGIN

.
.
.
.
... HDL code for X ...
.
.
.

1220

1221 { Y:Y
PORT MAP(:
:;
);

1222 { A <=
B <=
C <=

1223 { --!! [count, countname0, clock] <= Y.P; 1230
--!! Q <= Y. [B1.count.count1] AND A; 1232
--!! [fail, failname0, "fail msg"] <= Q XOR B; 1234
--!! [harvest, harvestname0, "harvest msg"] <= B AND C;
END; 1236

Fig. 12B

27/62




Fig. 13A

28/62




Fig. 13B

AUS920010962US1
Gabele, et al.
Centralized Disablement Of Instrumentation Events
Within A Batch Simulation Farm Network

29/62

```

ENTITY OVR IS
    PORT(  R_IN      :  IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      :  OUT std_ulogic_vector(0 .. 4);
          RT        :  OUT std_ulogic
    );

    --!! BEGIN
    --!! Design Entity: FOO;

    --!! Inputs (0 to 4)
    --!! R_IN => {R(0 .. 4)};
    --!! :
    ... other ports as needed ...
    --!! :
    --!! End Inputs

    --!! Outputs
    --!! <R_OVERRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
    --!! End Outputs

    --!! End

ARCHITECTURE example of OVR IS

    BEGIN

        ... HDL code for entity body section ...

    END;
    
```

Diagram annotations (brackets and numbers):

- 1364: Points to the `IN std_ulogic_vector(0 .. 4);` line.
- 1362: Points to the `OUT std_ulogic_vector(0 .. 4);` line.
- 1363: Points to the `OUT std_ulogic` line.
- 1360: Points to the `--!! R_IN => {R(0 .. 4)};` line.
- 1361: Points to the `--!! <R_OVERRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];` line.
- 1356: Points to the `--!! End Outputs` line.
- 1351: A bracket grouping the `--!! End Inputs` and `--!! End Outputs` lines.
- 1358: A bracket grouping the `BEGIN` and `END;` lines.
- 1340: A large bracket on the right side grouping the entire entity definition from `ENTITY OVR IS` to `END;`.

Fig. 13C

30/62

ENTITY FOO IS

PORT(:
: :
: :
);

ARCHITECTURE example of FOO IS

BEGIN

.
.
.
.
.
R <=
.
.
.
.

1380 {
--!! R_IN <= {R}; 1381
--!!
--!! R_OV(0 to 4) <=; 1382
--!! RT <=; 1383
--!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
} 1384

Fig. 13D

205060-89/6660

2050E0" 894/6650





Fig. 14A

20250601 09:26:00

32/62

Fig. 14B



33/62

```

ENTITY DET IS

    PORT(  A      :  IN std_ulogic;
           B      :  IN std_ulogic_vector(0 to 5);
           C      :  IN std_ulogic;
           D      :  IN std_ulogic;
           :
           :
           event_x :  OUT std_ulogic_vector(0 to 2);
           x_here  :  OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  =>  A;
    --!! B  =>  P.Q.B;
    --!! C  =>  P.C;
    --!! D  =>  D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...
    END;

```

1491 {

1493 {

1495 {

1494 {

1480 }

1492 {

Fig. 14C





Fig. 15

35/62

Fig. 16A



099768.03002
2050E0" 8926660

36/62




Fig. 16B




Fig. 16C

20250908 09:26:50




Fig. 17A

39/62




Fig. 17B

40/62




Fig. 17C

20250808 09:26:50




Fig. 18A

42/62




Fig. 18B

099768.04030





Fig. 19A

44/62



45/62






Fig. 20A






Fig. 20D

48/62






Fig. 20E



50/62



51/62




Fig. 20H

52/62




Fig. 20I

53/62




Fig. 21A

2000000 3326560

54/62




Fig. 21B






Fig. 21C





58/62

Fig. 22B





Fig. 22C



60/62




Fig. 23A




Fig. 23B

62/62




Fig. 23C